logic bist , Unix, Linux, Perl, Python, Tcl, DFT verification, Memory BIST, Cadence DFT solutions, Design-for-Test architecture, Fault Simulation, JTAG IEEE 1149.1, DFT methodologies, Siemens Tessent, At-speed testing, Scan compression, Scan architecture, ATPG, IJTAG IEEE 1687