Python, Perl, debugging firmware, UVM testbench development, GLS SDF verifications, Simulation Tools, systemverilog, JTAG protocols, DFT verification, Digital Design, Rtl Design

Python, DFT verification, UVM testbench development, Simulation Tools, systemverilog, JTAG protocols, Digital Design, Rtl Design, debugging firmware