Verilog, Sata, Python, Perl, Usb, Uvm, constrained random verification, functional coverage, PCI Express, VMM, systemverilog, DV methodologies

Perl, Python, Tcl, coverage analysis, PCIe Gen3, Simulation Tools, UVM-based testbenches