Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 3 jobs
Skills:
Vcs, Static Timing Analysis, System Verilog, Post-silicon validation, DFT CAD development, Logic Equivalency checking, JTAG protocols, ATPG, Test Architecture Methodology, P1687, Scan and BIST architectures, Gate level simulation debugging, ATE patterns, Verilog design
Skills:
Vcs, System Verilog, primetime, TestMax, Logic Equivalency checking, EDA Tools, JTAG protocols, ATPG, Scan and BIST architectures, TetraMax, Tessent
Skills:
boundary scan , Vcs, System Verilog, Memory BIST, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures
