
Search by job, company or skills
Showing 3 jobs
Skills:
Timing Analysis, DFT insertion flows, IEEE1500, Debug and Analysis of failures, equivalency checks, IEEE1687, JTAG 1149.1, SoC ASIC Digital Design, Cadence tools and flows, Verification of ATPG testbenches, scan chain insertion, LBIST, compression scan insertion
Skills:
IEEE1500, DFT insertion flows, Timing Analysis, equivalency checks, IEEE1687, Debug and Analysis of failures, JTAG 1149.1, SoC ASIC Digital Design, Cadence tools and flows, Verification of ATPG testbenches, scan chain insertion, LBIST, compression scan insertion
Skills:
Gate level simulations, Synthesis, Timing Constraints, Logicbist insertion, ATPG, Digital RTL coding, Siemens, Cadence, Mentor, Synopsys, TetraMax
