simvision , pipelining , Vcs, Verilog, Static Timing Analysis, Design Compiler, primetime, Xcelium, clock domain crossing, Waveform tools, VHDL, Genus, RTL design and simulation tools, Digital logic design concepts, Verdi, Synthesis tools, systemverilog, Axi, FPGA ASIC design flow, Fsms, BUS Protocols, APB, Modelsim, AHB, Low-power design techniques