DDR, Pcie, Ethernet, Synopsys VC Formal, Cadence JasperGold, Uvm, systemverilog

Debugging, Scripting, formal verification, assertions, hardware micro-architecture, testplans

Shell, Python, Perl, formal verification technologies, complexity reduction techniques, high quality testplans, formal testbenches, root-causing counter-examples