Perl, Verilog, Python, Tcl, formal verification with Cadence LEC, Netlist CLP, Spyglass Lint CDC checks, UPF, clock domain crossing designs, Rtl Design, Synthesis, Logical Equivalence checks, low power design methodology

Git, Svn, Verilog, Tcl, Python, Perl, Clocking Resets CDC, CXL.mem, systemverilog, CXL.io, CHI, Ace, Rtl Design, LINT, performance optimization, Synthesis, PCIe protocol architecture, CXL.cache, RDC, AMBA protocols