Perl, Shell scripting, Python, Tcl, power-aware simulation and verification, UPF Unified Power Format, power analysis tools and methodologies, static timing synthesis and implementation flows, low-power design methodologies, RTL design Verilog SystemVerilog, digital IC SoC design flow, CPF Common Power Format, EDA tools Synopsys Cadence Siemens Mentor