
Search by job, company or skills
Showing 4 jobs
Skills:
Verilog, System Verilog, Synopsys VCS, Cadence IES, formal property checking tools, Uvm
Skills:
System Verilog, Ovm, FPGA prototyping, Uvm, Pre Silicon Validation Verification, FPGA architecture, constrained random verification methodologies
Skills:
Perl, Debugging, Python, CPF, Uvm, UPF, systemverilog, Low-power design techniques, Coverage-driven verification
Skills:
Verilog, systemverilog, Digital and analog simulation tools, Uvm, PrimeSim, Verification strategy, Design Verification, Hspice, FineSim
