Search by job, company or skills

Showing 9 jobs

Ahmedabad, Hyderabad, Bengaluru

Skills:

Physical DesignDFT ImplementationLayout ExtractionRtl Design

Early Applicant
Bengaluru, India

Skills:

static timing analysisSynthesisverification methodologiesdesign optimization techniqueslow-power design methodologiesPower PlanningPlace And RouteFC InnovusClock Tree Synthesis

Early Applicant
Bengaluru, India

Skills:

CRoutingPerlTclClock PlanningprimetimefloorplanningICC2LECCalibreInnovusPhysical VerificationPlacementTiming ClosurePhysical Design ImplementationEDA Tools

Early Applicant
Bengaluru, India

Skills:

hardware engineering automationphysical design methodologieslower technology nodespower gatingsign-off optimizationsmulti-voltage domainsdeep sub-micron technologyNetlist2GDSASIC design flowsFloorplanCircuit Designdevice physics

Early Applicant
Bengaluru, India

Skills:

redhawk TclPerlPythonSDCFoundry PDKsImplementation tool suiteEDA ToolsPower gatingCadenceprimetimeTempusSynopsys ICC2CPFTiming AnalysisTSMCPhysical DesignSynopsysUPFCadence InnovusStaMulti-voltage domainsVoltusSignoff toolsSamsungLow-power design techniques

Early Applicant
Bengaluru, India

Skills:

PythonTclfloorplanningPhysical design flowsLogical EquivalenceClock CTSSynthesisTiming AnalysisEDA ToolsBudgetingPhysical Verification DRC LVS ERCPlace And Route

Early Applicant
Bengaluru, India

Skills:

routingShell scriptingStatic Timing AnalysisPythonPerlDdr3TclStaIR dropOCVCTSLVSLPDDR PHY hardeningECO implementationantenna checksMMMCPOCVfloorplanningEM analysisCRPRPhysical VerificationSignal IntegritycrosstalkDRCTiming ClosurePlacementASIC Physical Design flowDDR5DDR4AOCV

Early Applicant
Bengaluru, India

Skills:

ICV or Calibre toolsblock subsystem timing closurephysical design verificationfull chip floor-planning and integrationIR EM analysis and resolutionblock level and full-chip physical verification methodologyblock physical design PDV and IR

Early Applicant
Bengaluru, India

Skills:

PERLTclStaSynthesisCTSPlace RouteFull-chip Floor-planningRTL2GDSII flowICC2Physical VerificationTempusMake scriptinglayout closuretiming convergenceprimetimeInnovusPhysical DesignTiming Closurehigh frequency design methodologies

Early Applicant
Advertisement
Beware of Scammers

We don’t charge money for job offers