ISO 26262 Safety compliance for automotive memory IPs, Yield analysis, CMOS analog digital circuit design principles, Memory compiler design and automation, Memory Characterization, ECC redundancy and repair strategies, silicon debug

cadence schematic capture , Cadence Tools, floor-planning, AI layout automation, memory layout topology, RC requirements, Hercules, Virtuoso Layout, LVS, Physical Verification, Layout XL, memory compilers, Memory Architecture, Calibre, SKILL programming, hierarchy layout, power routing, ERC, Chip Integration, DRC, Antenna, memory layout design, Electro Migration