boundary scan , memory test , Digital Logic Design, Jtag, static timing analysis, Hdl, HTOL, reliability tests, silicon bring-up, IEEE1149.1, Gates verification, test clocking, ASIC Logic Design Flow, Scan ATPG, IDDQ, compression techniques, security mechanisms, BIST architecture, ATPG configurations, DFX verification, Eco, Simulation