boundary scan , Vcs, Perl, System Verilog, Python, Tcl, primetime, Logic Equivalency checking, Jtag protocols, memory BIST, P1687, TetraMax, Gate level simulation debugging, Scan and BIST architectures, ATE patterns, Tessent, ATPG, EDA Tools, TestMax