Low Power SoCs, Physical Verification, Physical Design, Timing Closure, Floor Planning, Dynamic IR Drop, Package Co-design, Place And Route, Clock Tree Synthesis, IO Planning, Power Grid Design

static timing analysis, Perl, Verilog, Python, Tcl, Rtl Design, Synthesis, Dft, ATPG, systemverilog