Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 3 jobs
Skills:
Constrained-random testing, SoC Verification, Coverage-driven verification, systemverilog
Skills:
Vcs, Shell, Perl, Verilog, Python, Incisive, Uvm, coverage-driven verification, systemverilog, VHDL, functional coverage closure, Questa
Skills:
Verilog, formal verification, power-aware verification, Uvm, gate-level simulation, systemverilog, ASIC verification methodologies
