logic bist , boundary scan , Scan Insertion, FinFET nodes, Transition Path Delay, MBIST, Synopsys TestMAX, Scan compression, Siemens Mentor Tessent, DFT architecture, Cadence Modus, ATPG, IEEE 1149.1, Hierarchical DFT, Stuck-at