ARM debug architecture, IP design Subsystem Cluster and SoC level integration using Verilog System Verilog, Low Power, Synthesis, Timing Concepts, AMBA bus protocols AXI AHB ATB APB, Spyglass Lint CDC, SoC subsystem IP design, Processor Architecture, Synopsys DC, Verdi Xcellium, RTL quality checks Lint CDC