cadence schematic capture , Verification tools - CALIBRE, Cadence Tools, Memory layout design, AI automation in layout, ElectroMigration, Hercules, SKILL Programming, Physical verification LVS, ERC, DRC, Script Programming, Antenna, Chip Integration, Floor-planning, Hierarchy layout

Process design rules, Analog layout design, Design verification tools, Layout methodologies, Voltage drop, Micro-floor planning, Ir, Floorplans, Signal planning, Esd, TSMC N3 technology, Electron migration, High speed SerDes layouts, Power grid

EDA tools for Cadence, signal shielding, thermal aware layout, Floor Planning, block level routing, high-performance analog layout, macro level assembly, dummy devices, layout of high-performance analog blocks, electro migration, matching symmetrical layout, common centroid layout, advanced CMOS process

CMOS, Cadence, signal shielding, Analog Layout

Routing, DC-DC Converter, Layout optimization, High Voltage BCD Power Management technologies, Analog Mixed-Signal Layout, LVS, ERC extraction, Latch-up prevention, Calibre, Isolation structures, DRC, Floor Planning, LDO, Cadence Virtuoso, Guard rings, PMIC, Device placement