AI based EDA tools, HBM HMC memory systems, Fusion Compiler, floorplanning, Cadence Innovus, Partitioning strategies, PPA strategy, UPF, Implementation methodologies, TSMC Tech Node, Signoff methodologies, Congestion strategies, QoR assessments, GDS-II, Physical Design, Large SoCs, Synopsys ICC2, Multi-voltage designs