CMOS, Floor Planning, digital memory circuits, memory layout

Floor Planning, EDA tools for Cadence, block level routing, layout dependent effects, CMOS integrated circuits, EM IR quality checks, macro level assembly, top level verification