Test Methodologies, RTL Physical Design, silicon bring-up, pattern validation, ATPG patterns, gate-level simulations, Sta, DFT architecture, compression techniques, DFT and testability requirements, DFT-related issues, chain stitching, scan ATPG, Scan Insertion