Python, Tcl, timing sign-off, PDV, Physical Design, place-and-route analysis, Cadence Innovus, Siemens Mentor Calibre, advanced technology nodes 5nm or lower

C, Verilog, automation, Scripting, coverage closure, AI-assisted workflows, RTL testbench debugging, Uvm, systemverilog