Pearl, Verilog, Scripting, System Verilog, Python, Tcl, cdc, Linting, micro-architecture designing, ASICs, Synthesis, formal verification, VHDL, Low Power UPFs, Rtl Design