Static Timing Analysis, Routing, Scripting, Cadence Genus, EM, Ir, Floor-plan Physical Implementation, primetime, Physical Design, Placement, DRC, Design Compiler, Extraction, Power-plan Synthesis, LVS, Formal Equivalence, Physical Verification, Innovus, PNR tools, ICC2, Mentor Graphics Calibre, Crosstalk Analysis, Synopsys Fusion Compiler, Apache Redhawk, Timing Closure, RTL to GDS2 flow, StarRC