System Verilog, Python, Perl, Uvm, VHDL, analog mixed-signal AMS, digital mixed-signal simulations, formal verification

Coverage models, Uvm, CPU Core Verification, Constrained-random tests, systemverilog, Architecture Validation, Testbenches, Checkers, Scoreboards