Perl, Python, System Verilog, analog mixed-signal AMS, formal verification, VHDL, Uvm, digital mixed-signal simulations

System Verilog, Coverage models, DV methodology, Testbench design, Uvm

DDR, Pcie, System Verilog, verification methodologies, quality metrics, Uvm, NAND, ASIC simulation tools