Ecos, SoC DV test plans, FCR ECR reviews, PPA targets, Clock Reset UPF, SoC RTL construction, constraint and timing convergence, IP integration, RTL cleanup

Ecos, Clock Reset UPF, IP integration, FCR ECR reviews, timing convergence, RTL construction, SOC design