PERL, Tcl, Verilog, System Verilog, Uvm

automation, systemverilog, formal methods, Uvm, assertions, functional coverage, regression management, verification methodologies, constrained-random verification, debug methodologies, AI-assisted workflows, verification metrics