specification , Unix, C, Linux, Perl, Python, System Verilog, Tcl, chip-level design, IC design, Cadence CAD Tools, RTL Coding, architecture, Verification, Synopsys

Signal Integrity, Synthesis, Signoff, Dft, Physical Design, physical design flow, RTL, Vlsi Design, Timing Verification, noise analysis