Vcs, Perl, Python, Tcl, Sta, Verdi, Gate-Level Simulation, reset clock-domain issues, RTL-to-netlist flow, Timing Concepts, Uvm, systemverilog, SDF annotation, X-propagation

Shell, Perl, Vcs, Verilog, Python, Quest, timing simulation, cdc, Xcelium, Verdi DV