bandwidth management , Noc, C, Verilog, Python, Perl, power analysis, processor design, arithmetic units, SoC designs, memory hierarchies, VHDL, micro-architecture, bus architectures, Synthesis, low power design techniques, congestion control, ASIC development, systemverilog, integration flows, Fabrics, Asic Design Verification, packet processing, accelerators