
Search by job, company or skills
Showing 2 jobs
Skills:
Verilog, System Verilog, assertion and coverage-driven verification, SVA, Synopsys VCS, verification management tools, Uvm, formal property checking tools, Cadence IES
Skills:
Verilog, System Verilog, SVA, Synopsys VCS, assertion and coverage-driven verification, Uvm, formal property checking tools, Cadence IES
