
Search by job, company or skills
Showing 1 job
Skills:
rtl development , Verilog, System Verilog, Python, Static timing analysis, Perl, Tcl, LINT, Spyglass CDC, Design Compiler, automated design flows, BSCAN, DFX Design architecture, Timing Closure, EDA Tools, Scan, unit-level verification, debug test and characterization, DFx methodologies, MBIST, Scan ATPG patterns, spyglass, Tessent, ATPG
