Ecos, SoC DV test plans, RTL construction, FCR ECR reviews, PPA targets, SOC design, Fuse Documentation, Clock Reset UPF, constraint and timing convergence, IP integration

Ecos, Clock Reset UPF, IP integration, FCR ECR reviews, timing convergence, RTL construction, SOC design