shielding , matching , Latch-up, parasitic analysis, SRAM Layout, yield and reliability issues, coupling, Electro-migration, crosstalk, CAD team, schematics interface, Circuit Design, IR-drop, design rules, layout area and routing optimization, advanced CMOS process

Memory, Circuit Design, sram layouts, Reliability Analysis, EDA Tools, layout effects