Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 3 jobs
Skills:
System Verilog, Environment Development, Uvm, Design Verification, Functional Verification, Test Plan Generation
Skills:
System Verilog, Uvm, Environment Development, Design Verification, Functional Verification, Test Plan Generation
Skills:
Perl, Tcl Scripting, Python, System Verilog, Synopsys Mentor VIPs, PCIe Gen3, random constraint-based testing, verification methodologies, performance power optimization, SMMU, CXL 1.1, Coresight architecture, assertion-based verification, Uvm, UPF, CHI protocols, Axi, formal verification, power-aware verification, coverage-driven testing, SVA
