
Search by job, company or skills
Showing 10 jobs
Skills:
C, Vcs, Verilog, Perl, EVE, spyglass, formal verification, Timing-analysis, Flow automation, Hardware Emulation Platforms, systemverilog, ASIC Design, cdc, Rtl Design, ASIC SoC development cycle, Specification design, Power-optimization, Veloce
Skills:
Jtag, C, Uart, I2c, Python, SMBus, NAND Flash products, I3C, Thermal and power management
Skills:
bandwidth management , Noc, C, Verilog, Python, Perl, power analysis, processor design, arithmetic units, SoC designs, memory hierarchies, VHDL, micro-architecture, bus architectures, Synthesis, low power design techniques, congestion control, ASIC development, systemverilog, integration flows, Fabrics, Asic Design Verification, packet processing, accelerators
Skills:
C, Python, Bash, Perl, Linux, Embedded OSes, System performance analysis, Hypervisors, Profiling Tools, Benchmarking suites
Skills:
trident , Lacp, Ipv4, C, L3vpn, Ipv6, routing, Qos, Openflow, Sdn, Pbr, ACL, VPLS, Vxlan, Rib, LLDP, Lag, Ethernet, Jericho, forwarding, vrf, Qumran, Mpls, Rate-limiting, fib, Marvell, Layer 2 switching, packet buffers, packet forwarding, TCAM, Broadcom ASICs
Skills:
Uart, Spi, Hdl Languages, Pcie, Verilog, I2c, System Verilog, Ethernet based protocols, Unix system, Otn, Microsemi FPGAs, Uvm, quartus, VHDL, Vivado, VMM, AXI memory controllers, Libero
Skills:
Ipsec, Nat, C, Http, SSL, BGP, Smtp, Qos, Azure, Tls, Kubernetes, OSPF, Python, AWS, Go, GCE, DPDK, SIP, SD-WAN
Skills:
Pcie, timing-aware micro-architecture, UCIe, high-speed lane alignment, SystemVerilog RTL, CXL, physical-closure collaboration, deskew, design-for-test
Skills:
VLAN, C Programming, Iptables, Vxlan, Qos, Linux kernel-based networking subsystems, Linux firewall mechanisms, Wi-Fi, Bridges, Networking feature development, Linux-based platforms, Gre, Linux kernel networking architecture, Data path control plane features, nftables, Drivers and modules for networking hardware, Offload acceleration
Skills:
Vcs, Perl scripting, Verilog, Python, Tcl, LINT, cdc, high-speed interfaces, ARM-based SoC architecture, Xcelium, AMBA protocols, systemverilog, RDC, Synopsys Design Compiler, Questa
