Dft, ATPG coverage, Complex CDC RDC constructs, RISC-V Core Cache based subsystems, Testbench and Testplan development, Pre silicon validation using FPGA Emulation Board, End to end IP development flow, IP Synthesis, Custom Processor Designs