Search by job, company or skills
Showing 1 job
Skills:
Static Timing Analysis, FPGA Design, Timing Closure, Synthesis, Code coverage analysis, RTL design using Verilog, Digital ASIC FPGA architectural design, Optimization, systemverilog