
Search by job, company or skills
Showing 5 jobs
Skills:
Synopsys VCS, Synopsys VC Formal, HBM4, silicon debug, Cadence JasperGold, formal property checking tools, verification management tools, Uvm, systemverilog, LPDDR6
Skills:
Synopsys VCS, Synopsys VC Formal, HBM4, silicon debug, Cadence JasperGold, formal property checking tools, verification management tools, Uvm, systemverilog, LPDDR6
Skills:
PERL, Verilog, Tcl, Uvm, systemverilog
Skills:
Makefile, Windows, Perl, Linux, Python, IP-level ASIC verification, simulation profiling, UVM methodology, UVM testbenches, systemverilog, formal verification, testbenches, Efficiency Improvement, UVM-based verification frameworks
Skills:
Makefile, Windows, Perl, Linux, Python, IP-level ASIC verification, simulation profiling, UVM methodology, UVM testbenches, systemverilog, formal verification, UVM-based verification frameworks
