Ecos, FCR ECR reviews, RTL construction, SoC DV test plans, PPA targets, Clock Reset UPF, constraint and timing convergence, IP integration

Ecos, Clock Reset UPF, IP integration, FCR ECR reviews, timing convergence, RTL construction, SOC design