power integrity , Soc Architecture, Tcl Scripting, routability issues, clock synthesis schemes, Synthesis, logical equivalence checks, flow development, pre-silicon functional verification, floorplanning, constraint debugging, EM, Ir, RTL, Physical Design, CLP flows, RTL-GDSII flow, power grid design, multiple power domains, Timing Closure, Si, DRC, power intent