System Verilog, chip design flow, Specman, ASIC standard interfaces, constrained-random verification environments, verification techniques, design verification methodologies, hardware verification languages, memory system architecture

Unix, Usb, Linux, System Verilog, Jtag, Ethernet, Python, Perl, Pcie, TSN, UVM methodology, Design for Debug, ARM based SoC verification