System Verilog, chip design flow, Specman, performance verification of ASICs, ASIC standard interfaces, constrained-random verification environments, verification techniques, design verification methodologies, hardware verification languages, memory system architecture