boundary scan , DDR, Jtag, Pcie, Verilog, System Verilog, Scripting, PHY-level IO interfaces, bump map pattern definition, pad ring planning, TAP controller operation, DFT methodologies, IO standards, IO cell placement, SERDES, EDA Tools, IEEE 1149.1, CXL, IO library cells