memory test , boundary scan , Digital Logic Design, static timing analysis, Hdl, Jtag, ATPG configurations, DFX verification, HTOL, test clocking, compression techniques, Simulation, IDDQ, IEEE1149.1, Gates verification, Eco, BIST architecture, silicon bring-up, Scan ATPG, ASIC Logic Design Flow, reliability tests