Ovm, System Verilog, Uvm, constrained random verification methodologies, FPGA prototyping, FPGA architecture, Pre Silicon Validation Verification

Verilog, FineSim, Verification strategy, Hspice, Design Verification, PrimeSim, Uvm, systemverilog, Digital and analog simulation tools