Scripting Language, Verification Validation, Verilog, Linux Operating System, PCIe PHY, HDLs, microarchitecture RTL design, test plan reviews, Physical Design, object oriented language, verification coverage, CXL2.0, PCIe Gen 5, VHDL, PCIe controller architecture, Agile development processes, High speed and Power efficient logic design, DevOps design methodologies and tools