
Search by job, company or skills
Showing 2 jobs
Skills:
Static Timing Analysis, FPGA Design, Timing Closure, Synthesis, Code coverage analysis, RTL design using Verilog, Digital ASIC FPGA architectural design, Optimization, systemverilog
Skills:
Apache, Physical Design, Timing Closure, Gaming, ASIC, CAD, Simulation
